Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 11
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ഏപ്രില് 07
Multiple Choice Question in current-affairs-2016-12-22
Multiple Choice Question in current-affairs-2017-01-22
Multiple Choice Question in biochemistry-structure-and-properties-of-peptides
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ക്വിസ് | ഡിസംബര് 05 - 12
Multiple Choice Question in biochemical-engineering-fluid-flow
Multiple Choice Question in biochemistry-allosteric-effects
Multiple Choice Question in current-affairs-2017-05-07
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 26
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics digital system projects using hdl
1. In the digital clock project, the ENT input and RCO output can be used for synchronous counter cascading.
(A): False
(B): True
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->Which mirror is used as Used by dentists and ENT specialists?....
QA->P can do a work in the same time in which Q and R together can do it. If P and Q work together, the work can be completed in 10 days. R alone needs 50 days to complete the same work. then Q alone can do it in....
QA->A and B can do a work in 10 days, B and C can do it in 12 days, C and A can do it in 15 days. If A, B, and C work together, they will complete the work in:....
QA->A and B can do a work in 10 days. B and C can do it in 12 days. C and A can do it in 15 days. If A, B, and C work together, then the work will complete....
QA->Which input device can not be used to work in MS - OFFICE ?....
MCQ->In the digital clock project, the ENT input and RCO output can be used for synchronous counter cascading.....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then....
MCQ->Assertion (A): Divide-64 counter is a Mod-64 counter and divides the input frequency by 64 Reason (R): A Mod 64 counter can be obtained by cascading Mod 16 and Mod 4 counters.....
MCQ->In the digital clock project, the 1 pps signal is used as a synchronous clock for all of the counter stages, which are ________.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution