Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 11
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ഏപ്രില് 07
Multiple Choice Question in current-affairs-2016-12-22
Multiple Choice Question in current-affairs-2017-01-22
Multiple Choice Question in biochemistry-structure-and-properties-of-peptides
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ക്വിസ് | ഡിസംബര് 05 - 12
Multiple Choice Question in biochemical-engineering-fluid-flow
Multiple Choice Question in biochemistry-allosteric-effects
Multiple Choice Question in current-affairs-2017-05-07
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 26
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics sequential logic circuits
1. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.
(A): left, one
(B): left, three
(C): right, one
(D): right, two
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->In computing there are 8 bits to a byte, what are 4 bits called?....
QA->പ്രകാശത്തിൻറെ Red Shift, Blue Shift എന്നീ പ്രതിഭാസങ്ങൾക്ക് കാരണം....
QA->There are 50 students in a class. In a class test 22 students get 25 marks each, 18 students get 30 marks each. Each of the remaining gets 16 marks. The average mark of the whole class is :....
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->What function displays row data in a column or column data in a row?....
MCQ->A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.....
MCQ->A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.....
MCQ->A shift register moves the _____ left or right. Serial loading means storing a word in a shift register by entering _____ bit per clock pulse. With parallel or broadside loading, it takes only one _____ pulse to load the input word.....
MCQ->The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________.....
MCQ->The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution