Question Set

1. For a NAND SR latch of input is the normal resting state of inputs is





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->The final resting place of Jawaharlal Nehru?....
QA->Kumarakodi is the final resting place of?....
QA->The famous journalist whose final resting place is Payyambalam in Kannur?....
QA->Which politician"s final resting place is Mazar-e-Quaid of Karachi?....
QA->കംപ്യൂട്ടർ പ്രൊസസിങ് നടക്കുന്നതിന് മുൻപ് Input Dataയിൽ മാറ്റം വരുത്തുന്നത്.....
MCQ->For a NAND SR latch of input is the normal resting state of inputs is....
MCQ->For a NOR SR latch the normal resting state of inputs is....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.

....
MCQ->If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.....
MCQ->If both inputs of an S-R NAND latch are LOW, what will happen to the output?....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution